

Appl. No. 10/603,890
Amdt. Dated 11/12/2004
Reply to Office Action of July 21, 2004

REMARKS/ARGUMENTS

In reviewing the application as filed, certain inadvertent errors were noted which have been corrected herein. First, Figure 6 identifies block B2 as an "N-type Current mode Current Sensing" block, whereas page 10 referred to Figure 4 for Block B2. It may be seen that Figure 4 is a P-type Current mode Current Sensing circuit, whereas Figure 5 is the N-type Current mode Current Sensing" block. Appropriate correction of the Figure reference has now been made.

Also starting on line 13, page 12, when discussing Figure 10, a condition is set forth under which the current through transistor MP3 supposedly will be equal to I3. Looking at Figure 10, it is apparent that the current through transistor MP3 will always be I1. Accordingly the associated portion of the relevant paragraph on page 12 has been amended. In that regard, no new matter has been added, as the revision is simply a statement of what a simple circuit analysis shows.

In response to the rejections of certain claims under 35 USC Sec 112, claim 1 has been amended to eliminate the double recitation of the same limitation. Claim 5 has been amended to set forth that the biasing circuitry referred to is part of the second control loop.

With respect to claim 6, the examiner states it is unclear whether the voltage of the second power supply and the reference voltage are the same or different. If the two voltages were identical, they would have been given the same identification. In the circuit embodiments shown, the reference voltage is the voltage across R1. As to the third control loop, reference is made to the embodiment of Figure 5, not Figure 2. In that Figure, the first control loop is comprised of transistors MP1, MP3, MP5, MP6 and the buffer amplifier. The second loop is comprised of transistors MP3, MP4 and MP7, and the third loop is comprised of transistors MP11, MP12, MN1, MN2 and MN8. In that regard, the examiner's attention is directed to the description of Figure 5, starting on line 11 of page 9 of the application.

Claim 7 has been carefully amended to claim the combination of blocks B1 and B2 of Figure 6. Claim 9 has been amended to add the current mirror (Block B3 of Figure 6) and the output resistor R.

Claims 14 through 18 are cancelled.

Finally, the Examiner rejected claim 20 under 35 USC § 112, though it is believed that the Examiner intended to refer to claim 19, not 20. Claim 19 has been amended herein in accordance with the Examiner's comments.

Appl. No. 10/603,890
Amtd. Dated 11/12/2004
Reply to Office Action of July 21, 2004

CONCLUSION

Applicant respectfully requests that a timely Notice of Allowance be issued in this case.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: 11/12/2004

By Roger W. Blakely
Roger W. Blakely, Jr.
Reg. No. 25,831
Tel.: (714) 557-3800 (Pacific Coast)

12400 Wilshire Boulevard, Seventh Floor
Los Angeles, California 90025

CERTIFICATE OF MAILING/TRANSMISSION (37 CFR 1.8A)

I hereby certify that this correspondence is, on the date shown below, being:

MAILING

FACSIMILE

deposited with the United States Postal Service
as first class mail in an envelope addressed to:
Commissioner for Patents, PO Box 1450,
Alexandria, VA 22313-1450.

transmitted by facsimile to the Patent and
Trademark Office.

Date: 11/12/2004

Jessica A. Clark

11/12/2004
Date